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ABSTRACT

A

behavioral-level simulator designed for FIRST, a silicon

compilation system for digital signal processing, is implemented in the
Ada* programming language.

The simulator accepts as input a digital

signal processing system description written for the FIRST ([ast
Implementation of aealtime ~ignal transforms) silicon compiler, and
provides an interactive post-processing signal trace facility.
The simulator is a time-driven simulator which contains a FIRST
description language parser, a subset of the FIRST primitives, and the
capacity for maintaining a full history of all signals in the system.
The primitives in the FIRST description language are common to digital
signal processing systems (e.g., add, word delay) and are used in the
construction of higher order operators (e.g., Complex-to-Magnitude
operator).
environment.

This provides for a hierarchical description and design
Ada was selected as the implementation language in part

because of the current effort to establish the Ada-like VHDL language as
the DOD standard for hardware description.
The FIRST description of the Complex-to-Magnitude operation is
simulated.

------·-

*Ada is a trademark of the United States Department of Defense Ada Joint Program Office (AJPO).
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CHAPTER

I

INTRODUCTION

A

silicon compiler based VLSI system design process typically

begins with a set of functional and physical requirements that a system
designer transfers into specifications that are expressed in a high
level description.

This high level description ls then processed by a

silicon compiler, translating the high level description into a physical
description of the system.

The physical description ls used as a guide

to fabricate the VLSI device.

Denyer and Renshaw have created their own

development environment, called FIRST, for designing and developing bitserial digital signal processing (DSP) systems as custom VLSI parts
(Denyer and Renshaw 1985).

FIRST stands for [ast Implementation of

Realtlme ilgnal transforms.

It also reflects the first attempt by

Denyer and Renshaw at silicon coapllatlon.
The FIRST environment was designed with the goal of simplifying and
accelerating the custom VLSI design process for DSP syste111S.

It ls

composed of automated tools to support the different steps in the VLSI
signal processing system design and development cycle.

The central tool

ls the FIRST silicon compiler, which translates a foraal system
described by a system description language into a detailed VLSI chip
aask geometry.

The system description language processed by FIRST is

also named FIRST.

Denyer and Renshaw also identified the need for their

developaent environment to include a behavioral simulator.

The
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behavioral simulator ls needed to verify that the system as described by
the system description language matches, in function, the behavior
intended by the designer.
cathedral II, which is a more recent silicon compiler system,
presents a "meet in the middle" design methodology (Deman et al. 1986).
The system design phase ls separated from the silicon design phase.

The

primary tool in the system design phase ls the behavioral simulator.

In

cathedral II further phasing ls specified.

The application specialist

will work ln a DSP language environment and computer engineers (software

and hardware specialists) will provide synthesis expertise in a
supporting design automation environment (Walker and Thomas 1983).

In

cathedral II, rule-based or expert system based synthesis is an ongoing
and major activity (Goossens et al. 1987).

Level of simulation
It ls desirable that any behavioral simulator have the capability
of simulating the complete system that is of a concern to the designer.
In a bit-serial DSP system, the only way to confidently verify function
of the system to be fabricated is to provide a simulation with the
detail fidelity down to the bit-level, which ls the finest functional
element of these systems.

For the FIRST environment, however, it was

decided that since the system designer is most concerned with the
activity of the system at the word level, lt would be acceptable to
construct a simulator which defines the system at the word level, and
allows descriptions which reflect bit-level adjustments to the system as
necessary.
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The Happel Tools
Happel, in his investigation of Ada tools for behavioral
simulation, recognized the power and versatility of the Ada language and
the momentum in making the Ada-based VHDL language the DOD standard for
hardware descriptions (Happel, 1987).
Ma, which has been recognized for its concepts such as strong data
typing, data abstraction, and information hiding, directly embodies many
modern software design methodologies and is an excellent tool with which
to express prograMing solutions (Booch 1983).

The fact that Ada is so

strongly standardized makes it an appealing choice when considering
issues such as portability of the developed tools.
Happel's simulation environment is made up of three parts - the
Simulation package, the Simulate procedure, and the System procedure.
The Simulation package contains procedures which perform the
functional execution of the FIRST primitives.

In addition, this package

also contains procedures which facilitate the execution of a simulation
run.

Functions such as advancing the simulation time, retrieving and

sending data, enqueuing future events, and deleting old data are
performed by procedures contained in this package.

support functions,

such as a trace facility and diagnostics are also performed by
procedures that are part of this package.
The Siaulate procedure is the main controlling procedure of the
behavioral simulation.

This procedure performs the front end functions

needed to execute a simulation run, prompting the user for the necessary
set-up information.

The Simulate procedure then loops through the

simulation, making the necessary procedure calls to the system procedure
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and the procedures within the Simulation package to properly execute the
simulation.

This procedure tracks the simulation time, exiting the

simulation run when the simulation ls complete.
The System procedure ls a user defined procedure.

The user

essentially translates a FIRST system description into an Ada procedure
which contains a case statement.

The format of the case statement

provides a means for representing the interconnections inherent in a
FIRST system description.

The translation from a FIRST description to

the Ada case statement requires a degree of Ada programming experience
as well as experience in FIRST.
The simulation environment that Happel finally developed ls rather
limited and perhaps somewhat simplistic (Happel, 1987).

The exploratory

nature of his investigation has left the way for a number of
improvements and alternatives.

This alternative is the implementation

of a simulator tool as opposed to tools for writing a simulation
directly in Ada.

The simulator, which accepts as input a OSP

description in FIRST, provides improvements in the areas of user
interface, simulation fidelity, and potential for expansion.

CHAPTER II
SIMULATOR DESIGN CONSIDERATIONS

A Digital Signal Processing System (DSPS) behavioral level
simulator should provide the user with the tools which can assist in
avoiding and detecting errors in the development and simulation of the
description of a system.

The Denyer and Renshaw text provides a number

of examples of constructions of FIRST descriptions using DSP primitives.
An

example description is provided below and in Chapter IV, Simulator

Verification and Implementation Summary.

The reader is referenced to

Happel's work for additional information on the Complex-to-Magnitude
algorithm and the coding of the algorithm (Happel 1987).

The FIRST

operator ComplexToMagnitude is:

OPERATOR ComplexToHagnitude[32J(cl,c13,c16,cll2,cll3,cll4)re,
im->mag
I
!latency is 3*swl + 17
SIGNAL absre,absim,inmax,inmin,halfinmin,seveight,sum,
maxdel,halfdel
ABSOLUTE[32,0J(cl)re->absre
ABSOLUTE[32,0J(cl)im->absim
ORDER[32,0,0J(cl3)absre,absim->inmax,inmin
DSHIFT[l,0J(cl6)inmin->halfinmin
ADD[l,0,0,0J(cl13)seveight,halfdel,GND->sum,NC
SevenEighths(c16,cl12)inmax->seveight,maxdel
BITDELAY[3Jhalfinmin->halfdel
ORDER[32,0,l](cll4)sum,maxdel->mag,NC
END

5
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user Interface
The first feature that should be addressed is in the area of user
interface.

Crucial to the success of any VLSI design environment is the

requirement that the description which is simulated should be identical
to the description which is input to the silicon compiler.

Happel

developed a method of describing the system in Ada, translating from a
FIRST system description procedure to an Ada System procedure.

While

this demonstrated the feasibility of using Ada as a system description
language, the translation decoupled the system description from the
silicon compiler, which uses a FIRST description as its input.

To avoid

this, this simulator takes as its input a system as described in the
FIRST system description language format.

This guarantees that the same

system description file can drive both the behavioral simulator and the
FIRST silicon compiler.

An

additional benefit is that the user can

spend more of his time in a system design capacity, whereas with the
Happel system, the user must spend his time encrypting signal names and
interconnections into a form acceptable to an Ada case statement.

With

the Happel system, any change to the system design requires
recompilation of the Ada System procedure.
process,

In an iterative design

the delay associated with constant recompilations would be

burdensome.
Another element of the user interface is the simulation trace
feature.

Happel's simulator offers a trace facility which provides an

exhaustive dump of the state of the simulation at each simulation time.
While this may seem useful, it could become quite unwieldy if the size

of the described system becomes quite large.

There is also no method
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for retrieving previous states of the simulation once that simulation
time has passed.

With these facts in mind, this simulator was designed

with a post-processing trace facility.

This interactive facility can

provide an accounting for the state of any signal in the described
system, at any time in the described system.

The trace feature was

designed to promote a productive environment for the system designer,
allowing him to quickly locate design errors.

Data Representation
Happel introduced another abstraction into his tools - the
exclusive use of floating-point numbers to represent system data.

This

siaulator has isolated the choice of number format for the simulation,
which allows for the possibility of switching from a fixed-point format
to a floating-point format in the future.
The simulation primitive operates on parallel words, instead of
bit-serial as in the actual implemented hardware.
with the simulation tools used in FIRST.

This ls consistent

Since the system designer is

primarily concerned with functionality at the word level, the primitives
of each simulator were designed to act upon the parallel words at the
precise time when the least significant bits of the words in the bitserial format would arrive to the operators in the implemented hardware.

Expandibility
A final feature for the experienced Ada programmer is the
possibility of expanding the features presently offered in this
simulator.

Applying the software engineering principles of abstraction
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and modularity when designing this behavioral simulator has resulted in
a software package that is easily expandible and modifiable (Booch
1983). ~ y adhering to an object-oriented design methodology, carefully
matching the tasks required to perform the simulation with the proper
number and type of Ada packages, a simulator with high modularity
resulted.

By adding or modifying a few Ada packages, the simulator can

take on new applications.

The improved simulator has a Simulation

Engine package which could, for example, be used to simulate an AHPL
description of a digital system (Hill and Peterson 1978).

To do this, a

new FRONT_END Ada package would have to be developed which would parse
the AHPL description and put it into a format usable by the Simulation
Engine.

CHAPTER III
SIMULATOR DESIGN IMPLEMENTATION

An

object-oriented design methodology has been followed in the

design and development of the simulator.

If a more conventional top-

down software design methodology were followed, flowcharts would have
been drawn, concentrating on the operations in the solution space, and
ignoring data structures.

If a data structure design methodology were

followed, objects would be adequately designed, but operations could end
up being obscure.

Using the object-oriented design methodology not only

allowed the mapping of solutions directly to the problems, but also

provided a balanced treatment between the objects and operations in the
solution.
The different Ada program units that make up the simulator are
mapped to the unique symbols as proposed by Booch.
simulator is shown in Figure 1.

The top-level of the

It shows that the software is comprised

of an executive subprogram, called FIRST_EXEC, and three packages which
serve the executive: FIRST_FRONT_END, SIK_ENGINE, and FIRST_BACK_END.
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FIRST_EXEC

FIRST _FRONT _END

SIM_ENGINE

FIRST _BACK_END

OP_STACK
OP_ARRAY
GET_FRONT_INFO

LJ

I

FIRST_ENGINE

1LJ

~BA_c_K___EN.._n___E_XE_c~D

CREATE_OP_ARRAY

TRACE

Figure 1.

Top Level Design.
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Subprogram FIRST EXEC
This Ada subprogram is the executive of the behavioral simulator.
It accesses procedures in the FIRST_FRONT_END package to perform the set
up of the behavioral simulation.

When the set up is complete,

FIRST_EXEC loops through the amount of simulation time that the user
specifies, calling the SIH_ENGINE every time the simulation time is
updated.

When the simulation ls complete, post-processing of the

simulation data is handled by the FIRST_BACK_END package.

A detailed

description of each of the three server packages follows.

Package FIRST FRONT END
The FIRST_FRONT_END package ls responsible for performing all of
the front end functions of the simulation.

A diagram representing the

decomposition of this package ls found in Figure 2.

The

GET_FRONT_END_INFO procedure gathers information from the user regarding
simulation options.

The user enters the name of the file where the main

operator to be simulated resides.
length of the simulation.

The user is also prompted for the

The CREATE_OPERATION_ARRAY procedure parses

the operator description, which at this point is in the FIRST
description language format.

The parser keys off of FIRST primitives

and user defined operator names.
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FIRST _FRO NT _END
OP_STACK
OP_ARRAY
GET_FRONT_INFO

INDEJLPOINTER

0

ADD_ TO_SIGNALINDEX
GET_SIGNAL_INDEX

MAIN_MENU
SETUP _PROMPTS

SIGNAL_ADD

BACK_END_MENU

PARSE

SIGNAL_TIME_MATCH

TRACE_MENU

GET_TOKEN
FIND_CHAR
GET_NEXT_NON_BLANK
CONVERT_TO_NUMBER

Figure 2.

n
u
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During the course of parsing the operator description, any
references to lower-level, user defined operators in the description are
placed on a stack, called an OP_STACK ( (see Figure 3).

----------

The OP_STACK contains double-linked
records which contain pertinent

information about the main operator to be simulated, as well as
information about any lower-level, user defined operators which are part
of the main operator description.

The OP_STACK record contains the

operator filename, and whether or not the operator is the main operator,
and hence visible to the user during the simulation, or a lower-level
operator, which is hidden to the user during the simulation.

The

simulator provides the user the ability to evaluate the functional
performance characteristics of FIRST operators that the user creates.
It is assumed that the low-level operators contained in the main
operator description will have previously been verified by the simulator
for correctness.

It is for this reason that the lower-level operators

are considered hidden.

To the user, then, lower-level operators can be

considered to function essentially like FIRST primitives.
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CURRENT_OP _STACK_POINTER
NUU.

PREVIOUS

C
(n)

FILENAME

VISIBILITY

CONTROL....SIGNALS

INPUTS_INDEX

OUTPUTS_INDEX NEXT

FILENAME

VISIBILITY

CONTROL....SIGNALS

INPUTS_INDEX

OUTPUTS_INDEX NEXT

INPUTS_INDEX

OUTPUTS_INDEX NEXT

0
0
.. 0
PREVIOUS

FILENAME

VISIBILITY

CONTROL....SIGNAI.S

■ ywtem

n - number of operatonr in

~

NUU.

INPUTS INDEX or OUTPUTS_INDEX

,~l1NsTANTIATED_NAME

cENER1c_NAME

NEXT

INSTANTIATED_NAME

GENERIC_NAME

NEXT

0 _________,
0

---------0
(1)

I

(L..j

_1N_s_T_A_N_T1_A_TE_o___N_A_M_E__._l_c_EN_E_R_1_c__N_A_w_E__._I_N_E_XT_~I

=

number of Input or output
1lgnal1 In operator

Figure 3.

NUU.

OP_STACK Design.
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The OP_STACK records also contain a list of the control signals
included in the operator, and pointers to a single-linked record which
equates each signal's instantiated name with its generic name.

The

lower-level operator descriptions contain generic signal names and
generic control signal names.

Their generic structure allows them to be

used by more than one different operator in a hierarchy.

The lower-

level operators are instantiated by their description in the next higher
level operator.
When the main operator has been completely parsed, the operators
taht are part of the main operator description are "popped" off of the
stack and parsed.

By using the OP_STACK, the simulator allows the user

the option of describing an operator using a virtually limitless
hierarchy of other operators.
The resultant output from the operator parsing is a data structure
called an OP_ARRAY, which the SIH_ENGINE package uses to "drive" through
the simulation.

The structure of the OP_ARRAY is an array of pointers,

as seen in Figure 4.

These pointers point to operation records, where

information is kept about what primitive is to be executed, primitive
parameters, and the input and output signal names to be operated on.
The "when" of primitive execution is determined by the array index of
the pointer in the OP_ARRAY.

The index size of the array is equal to

the system word length of the system as defined in the FIRST
description.
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OP_ARRAY

OPERATION_RECORDS

(0)

OP _POINTER t - - - - - . - t PRIMITIVE
PARAMETERS OP _INPUTS OP _OUTPUTS NEXT
(1) ~ - - - . . . . . __ _ _----1._ _ ____.__ _ _ _.....__ __,

(1)

OP _POINTER

0
0
0

PRIMITIVE

PARAMETERS

■ wl

-

NEXT

0
0
0

(m) OP _POINTER

m -

OP_INPUTS OP_OUTPUTS

1

PRUllTIVE

PARAMETERS

OP_INPUTS

n = number of prlmlllve1 at cl-0 Ume

NULL

PRIMITIVE

PARAMETERS

OP _INPUTS OP _OUTPUTS

NEXT

PRIMITIVE

PARAMETERS

OP_INPUTS OP _OUTPUTS

NEXT

0
0
0
PRIMITIVE
p -

PARAMETERS

OP_INPUTS

number of primitives at cl-1 lime
NULL

PRIMITIVE

PARAMETERS

OP _INPUTS OP _OUTPUTS

NEXT

PRIMITIVE

PARAMETERS

OP _INPUTS OP _OUTPUTS

NEXT

o------------0
0
PARAMETERS
q -

OP _INPUTS

number of prlm!Uves at ct-m time

Figure 4.

OP_ARRAY Design.
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In a FIRST description,

the control signal that determines when a

primitive will get executed is one of (system word length number)
control signals.

That ls, a primitive is executed at the cl clock

time, or at cl delayed by some bit delay (up to (system word length - 1)
bit delays) clock time.

As

an example, the pointer in the 0th element

in the OP_ARRAY points to a primitive which is to be executed at every
cl-0 (cl delayed Obits) simulator time.

Similarly, the pointer in

element 7 of the array (the 8th element) points to a primitive which
gets executed every time the simulator cycles to time cl-7.

For the

case when the parser finds more than one primitive which ls to be
executed at the same simulation time, a new operation record ls

dynamically allocated and linked to the previous record.

The operation

record contains a pointer to another operation record, in a singlelinked fashion.

Using dynamic allocation gives the simulator the

flexibility to accommodate FIRST operator descriptions of varying
length.
The final item created during the front end processing is a pointer
to an index of all of the signals in the operator.

The index, known as

a SIGNAL_INDEX (see Figure 5), ls a single-linked record which contains
information about the signals, including signal name, signal visibility,
and SIGNAL_RECORD pointers.
SIGNAL_RECORDs.

The SIGNAL_RECORD pointers access

SIGNAL_RECORDs contain the signal's values and

simulator time at which it had that value.
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FIRST _INDE>LPOINTER

(1)

SIGNALNAME

VISIBILITY

SIGNAL_LOCATION

FILE_POINTER

FIRST

LAST

NEXT

(2)

SIGNALNAME

VISIBILITY

SIGNAL_LOCATION

FILE_POINTER

FIRST

LAST

NEXT

0
0
0
SIGNAL_NAME

VISIBILITY

SIGNAL_LOCATION

FILE_POINTER

m = number of signals in the system

NULL

FIRST

(2)1

LAST

l

PREVIOUS

TIME

VALUE

NEXT

PREVIOUS

TIME

VALUE

NEXT

0
0
.. 0

-I

VALUE
PREVIOUS
TIME
(n)I
n = number or signal value
changes during simulation

Figure 5.

I

NEXT
NULL

SIGNAL_INDEX Design.

~

b

19
As

signals change their values, new SIGNAL_RBCORDs are dynamically

created that reflect the change and add to the signal's history.

As

the

simulation progresses, the SIGNAL_RECORDs are searched to determine
signal values at particular simulation times.

Using dynamic allocation

in the SIGNAL_INDEX and SIGNAL_RECORDs gives the simulator the
flexibility to accommodate simulations of varying length, in which both
the number of signals in the operator and the number of times that those
signals change their value are indeterminate.

The structure of the

SIGNAL_INDEX and SIGNAL_RECORDs is useful for post-simulation trace
processing.

Since the simulator stores all signal values during the

simulation, the user has the ability to determine the value of a signal
at any time during the simulation.

The user can review the signal

values as an aid in determining the functionality of an operator.

Package SIM ENGINE
The SIM_ENGINE package is responsible for performing the major
algorithmic functions

of the simulation.

this package ls found in Figure 6.

A further decomposition of
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SIM_ENGINE

FIRST_ENGINE

SIGN AL_HISTO RY

ARITH_PRIM

INDE}LPOINTER

0

ADD_TO_SIGNAL..JNDEX
GET_SIGNAL....INDEX

ABSOLUTE
ADD
0
0
0

SIGNAL....ADD

FIRST _FRONT _END

SIGNAL....TIME_MATCH

OP_STACK

OP_ARRAY
GET_FRONT_INFO

n

CREATE_OP_ARRAY \ _ )

Figure 6.

SIH_ENGINE Design.
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The simulator ls a time-driven simulator; and as such, the
SIK_ENGINE ls activated each time the simulator time is incremented.
The first step in the progression of activities in the SIK_ENGINE
ls an examination of the OP_ARRAY.

If there ls an operation pointer for

the present simulation time, then the operation record that is being
pointed to is operated on.

The FIRST primitive that is to be executed,

the input signal names, the output signal names, and any operation
parameters are all extracted from the operation record. /4ext, a search
is made of the SIGNAL_RECORDs to determine the values of the input
signals.
primitive

values are found for all of the input signals, then the
s executed,

(nylatency is calculated)(~nd the output signals

are added to the signal history of that signal

through the creation of

a new SIGNAL_RECORD. ~ f no values are found for any of the input signal
values, then the primitive ls note

ut~~

If there are more

primitives to be executed during this time, then the input signal names,
the output signal names, and any operation parameters are all extracted
from the next operation record, and the cycle continues until there are
no more primitives to be executed at that simulation time.

The

SIH_ENGINE execution is then finished for that simulation time.

Package FIRST BACK END
The FIRST_BACK_END package is responsible for performing all of the
back end functions of the simulation.

A diagram representing the

decomposition of this package is found in Figure 7.
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FIRST _BAC K_END

BACK_END_EXEC
TRACE

SIGNAL_HISTORY

FIRST_IO

INDE)(__POINTER

D

ADD_ TO_SIGNAL_INDEX

MAIN_MENU

GET_SIGNALINDEX

SETUP _PROMPTS

SIGNALADD

BACK_END_MENU

SIGNAL_TIME_MATCH

TRACE_MENU

Figure 7.
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The BACK_END_EXEC procedure gathers information from the user
regarding post-simulation options.

The user presently has the option of

running an interactive trace facility, which the TRACE procedure
handles.

The TRACE procedure accesses the SIGNAL_HISTORY package to

obtain the history of all of the visible signals during the simulation.
The user ls prompted for trace options, establishing which signals and
at what simulation time the trace view screen ls going to display.

The

user then moves either forward or backward in simulation time to reveal
the states of the various signals during the simulation.

The user can

benefit from the trace utility by determining exactly when signals
change their values.

other Packages
There are other Ada program units included in the software which
makes up the behavioral simulator.
The FIRST_CONSTANTS package contains all of the constants found in
the simulator.
declared.

It ls here that the choice of system word length ls

Also, the string length of all strings handled by the

simulator is set here.

Having all of the constants localized in this

package makes the task of modifying the attributes of the simulator an
easy one.
The FIRST_TYPES package contains all of the unique data types found
in the simulator.

The OP_STACK, OP_ARRAY, and SIGNAL_INDEX data types

are just a few of the data types declared in this package.
the unique data types in this package has two benefits.

Localizing

First, the task

of maintaining or modifying the simulator software is made easier if one
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needs to look in only one place for unique type declarations.

Secondly,

data types which are used in more than one package need only be declared
once, instead of in each of the packages that use them.
The FIRST_IO package localizes all of the input and output
functions between the user and the simulator.

This package contains

code which puts up menus and trace outputs to the screen.

Although

presently set up to interface to a 25 x 80 video display terminal,
having the input and output functions localized in the FIRST_IO package
allows for easy modification which would allow for interaction to some
other type of input/output device.
The PARSE package assists in parsing a line of text.

It is used by

the FIRST_FRONT_END package to convert the operator from a FIRST
description language format to a form usable by the simulator.
The final package which is part of the simulator ls the ARITH_PRIM
package, which contains procedures and functions for executing the FIRST
primitives.

CHAPTER IV
SIMULATOR VERIFICATION AND IMPLEMENTATION SUMMARY

The FIRST description of a Complex-to-Magnitude operator ls
reiterated below:
OPERATOR ComplexToHagnltude[32J(cl,c13,c16,c112,c113,cll4)re,
im->mag
!latency ls 3*swl + 17
SIGNAL absre,abslm,lnmax,inmin,halfinmin,sevelght,sum,
maxdel,halfdel
ABSOLUTE[32,0](cl)re->absre
ABSOLUTE[32,0J(cl)im->absim
ORDER[32,0,0J(c13)absre,absim->1nmax,1nmln
DSHIFT[l,0J(cl6)inmin->halfinmin
ADD[l,0,0,0J(c113)sevelght,halfdel,GND->sum,NC
SevenE1ghths(cl6,c112)1nmax->sevelght,maxdel
BITDELAY(3Jhalflnmin->halfdel
ORDER[32,0,l)(c114)sum,maxdel->mag,NC
END

The input data and expected output data was provided by Hr. Hark Happel,
and is listed in TABLE 1.

The results of the simulation of the Complex-

to-Hagnitude operator are consistent with the results obtained by Hr.
Happel.
The simulator previously described and provided as Appendix
compiled and run on a Sun Microsystems 3/160 computer.
used was the verdlx Ada compiler, version 5.3.
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A

was

The compiler
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TABLE 1

__________

COHPLEX-TO-HAGNITUDE VERIFICATION DATA
SIGNAL OF THE FORH exp(-(a+jb)t), a<l
,

RE
1. 0000
0.8948
0.6633
0.3476
-0.0000

-0. 3261

-0.5836
-0.7385
-0.7741
-0.6927
-0. 5134
-0.2691
0.0000
0.2525
0.4518
0.5717
0.5993
0.5362
0.3975
0.2083
-0.0001
-0.1955
-0.3498
-0. 4426
-0.4639
-0. 4151
-0. 3077
-0 .1612
0.0001
0.1513
0.2708
0.3426
0.3592
0.3213
0.2382
0.1248

IH
0.0000
0.3706
0.6633
0.8393
0.8799
0.7873
0.5836
0.3059
-0.0000
-0.2870
-0. 5135
-0.6498
-0. 6811
-0.6094
-0.4517
-0.2368
0.0000
0.2222
0.3975
0.5030
0.5273
0.4718
0.3497
0.1833
-0.0001
-0.1720
-0.3078
-0.3894
-0.4082
-0.3652
-0.2707
-0 .1419
0.0001
0 .1332
0.2383
0.3015

HAG
1.0000
0.9683
0.9121
0.9082
0.8799
0.8519
0.8025
0.7991
0. 7741
0. 7496
0.7060
0.7031
0. 6811
0.6595
0.6212
0. 6186
0.5993
0.5803
0.5466
o. 5443
0.5273
0.5106
0.4809
0.4789
0.4639
0.4492
0.4232
0.4213
0.4082
0.3952
0. 3723
0.3707
0.3592
0.3477
0.3276
0.3262
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Running the simulator
The user must perform some initialization functions prior to
running the simulator.

For the operator to be simulated, input data

must exist for the input signals to that operator.

The data for each of

the input signals must reside in a separate data file.

The name of the

data file must be the name of the input signal with a ".d" extension.
In the Complex-to-Magnitude example, the user must create two data
files: "re.d" and "lm.d".

The files should be ASCII files, with each

signal value on a separate line in the file, similar to the way that the
data ls presented in TABLE 1.
The user must also have created a syntactically correct operator to
be simulated.

If the operator that the user is simulating invokes other

operators, the operators that are being invoked must exist on the system
in their generic form.

Generic operators are different from the regular

operators in that the control signals are not instantiated with any
absolute times, but instead use the letters a through z to represent the
different control signals in the operator.

This allows the generic to

be used, or "instantiated" by any other operators.
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Following ls an example of the Complex-to-Magnitude operator as it
appears in a generic form:
OPERATOR ComplexToHagnitude[32J(cla,clb,clc,cld,cle,clf)re,
im->mag
I

!latency is 3*swl + 17
SIGNAL absre,absim,inmax,inmin,halfinmin,seveight,sum,
maxdel,halfdel
ABSOLUTE[32,0J(cla)re->absre
ABSOLUTE[32,0J(cla)im->absim
ORDER[32,0,0J(clb)absre,absim->1nmax,1nmin
DSHIFT[l,0J(clc)inmin->halfinmin
ADD[l,0,0,0J(cle)sevelght,halfdel,GND->sum,NC
SevenEighths(clc,cld)inmax->seveight,maxdel
BITDELAY[3Jhalfinmin->halfdel
ORDER[32,0,l)(clf)sum,maxdel->mag,NC

END
The generic operators can also be identified on the system by their ".b"
file extension.

It is important that the file name of the generic

operator be identical to the name of the operator as it appears in the
operator to be simulated, with the exception that the file name have the
".b" extension.

As

an example, the Complex-to-Magnitude operator

invokes the operator "SevenEighths".

The generic operator

"SevenEighths" must therefore exist on the system in the file
"SevenEighths.b".
Once the user has created the input files and operator file,
simulator may be run.

the

The user should simply enter "FIRST", and the

menu-driven simulator will begin execution.

The user will be prompted

for items such as the name of the operator to be simulated and the
length of the simulation.

The user should keep in mind that the input

data files need to contain enough data to satisfy the chosen length of
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the simulation.

When the simulation is complete, a post-processing menu

will give the user the opportunity to run the interractive trace
facility.

It is here that the user can examine any or all of the signal

values as they changed throughout the simulation.

An

example of a trace

output as it appears on the user's screen follows:

FIRST Trace
SIGNAL I

lcl-31 I

mag

t

im

2cl-0 I

2cl-1 I

2cl-2 I

2cl-3 I

*

*

*

*

*

I 3.706E-1 I

*

t

*

re

*

I 8.948E-1 I

*

*

*

halfde*I

*

*

*

*

*

aaxdel I

*

t

*

*

*

sum

*

*

*

*

*

seveig*I

t

*

*

t

*

absim

*

*

*

*

I O.OOOE+O I

absre

*

t

*

t

I 1.000E+O I

<===(f)

<==(g)

<=(h)

(1)=>

(;)==>

(')===>

(e)=exit enter choice:

This trace screen shows the state of the listed signals from time
lcl-31 to time 2cl-3.

The valid signals in this trace screen are "re"

and "lm", which have the values from the second group of data inputs
from Table 1.

"Absre" and "abslm" show the absolute values of the first

group of data inputs from Table 1.

There ls a latency exhibited with
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the absolute primitive which is equal to the system word length plus
three bit times.

The system word length in this example is 32.

Another example of the trace output is:

FIRST Trace
SIGNAL I

30cl-13 I 30cl-14 I 30cl-15 I

30cl-16 I

30cl-17 I

*

*

*

*

I 4.232E-1 I

im

*

*

*

*

*

re

*

*

*

*

*

halfde*I

8.057E-2 I

*

*

*

*

aaxdel I

3.894E-1 I

*

*

*

*

I 4.213E-1 I

*

*

*

*

*

*

*

sum

*

sevelg*I

3.408E-1 I

absim

*

*

*

*

*

absre

*

*

*

*

*

<===(f)

<==(g)

<=(h)

(1)=>

(;)==>

(')===>

(e)=exlt enter choice:

This trace screen shows the state of the listed signals from time
30cl-13 to time 30cl-17.

This trace illustrates the magnitude output,

represented by the signal "mag", at time 30cl-17.
the 27th "mag" value from Table 1.

This value matches

The difference between time 27cl-0

and time 30cl-17 is three system word lengths plus 17 bit times.
time difference ls the total latency of the Complex-to-Magnitude
operator.

This
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The user moves from trace screen to trace screen by entering any of
the "f" through"'" keys on the keyboard.

These keys move the screen

either left or right, and to varying magnitudes.
Once the user ls satisfied with the behavioral performance of his
operator, he may add the operator to his library of operators by
converting his operator to a generic form.

Implementation Notes
There are FIRST primitives which are not implemented in this
simulator.

None of the control, format, and pads primitives as listed

in Denyer and Renshaw are implemented.

This simulator concentrated on

implementing arithmetic and storage primitives.

Of these, the Constgen,

DPHultiply, Multiplex, and Multiply primitives are not implemented.

The

primitives that are implemented give the user enough functions to cover
the range of applications of most interest to users.

The other elements

of the FIRST language that are not iaplemented are constant declarations
and shorthand expressions.
The simulator software was written in the Ada language with the
idea of maximizing portability.

It is anticipated that the simulator

software can be compiled and executed on any validated system.

Ada

access types were used extensively in the software, which means that the
simulator is limited in accepting large operators or long simulation
lengths only by the space limitations that the computer's operating
system places on the program at run-time.

CHAPTER V

CONCLUSIONS

The simulator presented in this Research Report provides an
opportunity for system engineers to analyze digital signal processing
system designs at the behavioral or functional level.

The use of an

input description format which ls the same as the FIRST silicon compiler
also provides the opportunity to verify the syntax if the target
realization ls silicon.
The analysis is simplified by the use of an interactive postprocessing trace facility.

The simulator and trace facility are menu

driven, providing a productive environment for the system designer.
The simulator was designed with an emphasis on the software
engineering principles of abstraction and modularity.
expandible and modifiable.

It ls easily

It is also an efficient implementation

because the input description is parsed to a format which makes maximum
use of indirection.

Next Generation simulator
The next version of the simulator should implement all of the FIRST
primitives as listed in Denyer and Renshaw.

The next version of the

simulator should also have the ability to simulate more than just the
FIRST primitive and operator description levels.
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FIRST systems can also
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be defined in terms of system, subsystem, and chip functional element
types.

These three level-types contain higher level control structures

than the present version simulator can handle.
The next generation simulator should also implement constants and
shorthand expressions in the FIRST language.

APPENDIX A
SIMULATOR SOFTWARE

35

*******************************************************************

*
*

filename
author
* description
*
*
*

first_exec.a
Christopher P. Roney
This is the executive procedure for the FIRST
behavioral simulator.

*
*

*
t

*
*

*******************************************************************
with first_constants;
with flrst_io;
with first_types;
with flrst_front_end;
with sim_engine;
with first_back_end;
use first_constants;
use first_types;
procedure first_exec ls
op_array
present_time
run_first

begin

operatlon_array_type;
simulator_tlme := O;
boolean;

maln_program_loop:
loop
--perform front_end_functions, prompting the user for simulation
--input info
first_front_end.get_front_info(run_first);
if not run_first then
exit main_program_loop;
end if;
--Look at the operator to be simulated and create a signal index.
--(This is an index of all of the operator's internal and external
--signals which will be kept track of.)
--Also, create an operation array.
--(The operator ls parsed and put into a format which ls usable
--by the program - the OP_ARRAY.)
first_front_end.create_operation_array(op_array);
--Now perform the simulation

--reset the present time
present_time := O;
--loop through the amount of time the user wants simulated

36

while present_tlme <= flrst_lo.maxlmum time
loop
--Run the simulation engine. The simulation engine will
--examine the OP_ARRAY for any primitives to be executed at that
--simulation time. For each primitive to be executed, calculate
--new values of signals and add new signal records to the
--signal history.
sim_engine.first_engine(present_tlme,
op_array(present_time rem system_word_length));
--update present simulator time
present_time : = present_ti.me + 1;
end loop;
--end of the simulation
--Do all of the back end processes.
flrst_back_end.back_end_exec;
loop back to beginning
end loop main_program_loop;
end flrst_exec;

*******************************************************************

* filename
* package
* author

* description
*
*

first_front_end.a
first_front_end
Christopher P. Roney
This ls the specification of the package which
controls all of the front end functions of the
simulation.

*

*
*
*

*
*
*
*

*******************************************************************

with first_types;
use first_types;
package flrst_front_end is

procedure get_front_info
(run_first

out boolean);

procedure create_operation_array
(op_array_first : out operation_array_type);
--the following procedure is called to get the signal names from a
--FIRST operator description. It ls called with a
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--signal_location_type parameter(external input/output or internal),
--and a signals_list_pointer is returned
procedure get_signal_names
(slgnal_location
signals_list_pointer

in out signal_location_type;
in out
signals_list_pointer_type);

--this procedure will add a signal to the index of signals.
procedure add_to_signal_index
(visibility in visibility_type);
procedure op_stack_push (visibility

in visibility_type);

procedure get_next_line;
end first_front_end;

*******************************************************************
* filename

* package

* author
description
*
*

*

*

first_front_end_b.a
*
first_front_end
*
Christopher P. Roney
t
This is the body of the package which controls
*
all of the front end functions of the simulation.*
*
*

*******************************************************************

with first_constants;
with first_types;
with parse;
with signal_history;
with first_io;
with text_io;
use first_constants;
use first_types;
use text_io;

package body first_front_end is
all_blanks
text_in
start_point
end_point
last
cntrl
current_op_stack_pointer

first_str ing
:= (others=> ' ');
first_str ing
:= (others=> ' ');
string_index;
str ing_index;
string_index;
small_natural := O;
op_stack_pointer_type := null;
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lnput_signal_name : slgnal_name_array;
op_array: operation_array_type
:= (O .• system_word_length - 1 => null);
op_file text_io.file_type;
output_signal_name signal_name_array;
par ams op_parameter_array;
primitive primitive_type;
match boolean;
operate_pointer signal_pointer := null;
signal_location signal_location_type;
signals_list_pointer signals_list_pointer_type;
string_space string_index;
temp_inputs_equate_ptr signal_equate_pointer;
temp_outputs_equate_ptr signal_equate_pointer;
temp_string
first_string;

procedure get_front_info
(run_first
response

out boolean) is
character;

begin
--put up main menu
first_io.main_menu(response);
if response= '2' then
run_first := false;
else
run_first := true;
--if user did not choose exit, then assume that he wants a
--simulation run
--Perform simulator front-end functions
--prompt the user for choice of simulation options and
--input files. Specificaly, prompt the user for:
--operator filename
--length of simulation
--trace on or off
first_io.setup_prompts;
--open the operator_file which is going to be simulated
text_io.open (op_file, in_flle,
first_io.opfile_name_pointer.all) ;
--clear the signal index, op_stack and op_array in case you have
--just run a simulation
signal_hlstory.flrst_index_pointer := null;
signal_history.current_index_pointer := null;
current_op_stack_pointer := null;
op_array := (O .. system_word_length - 1 => null);
end 1£;
end get_front_info;
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-----------------------------------------------------------

procedure create_operation_array
(op_array_first: out operation_array_type) is
procedure get_prim_info (prim_params : in natural;
prim_ins
: in natural;
prim_outs
: in natural;
prim_time
: in
primitive_time_dependence_type) is
begin
--get all parameters except the last one
parse.find_char(text_in,'l',start_point);
end_point := start_point + 1;
for index in 1 .. prim_params -1
loop
parse.find_char(text_in,',',end_point);
--if a constant rather than a numeric literal
if character'pos(text_in(start_point +1)) > 57 then
null; --not implemented yet
end if;
parse.convert_to_number(text_in,start_point,end_point,
pa rams (index));
start_point := end_point;
end_point := end_point + 1;
end loop;
--get the last parameter
parse.find_char(text_in,'l',end_point);
- - if a constant rather than a numeric literal
if character'pos(text_in(start_point +1)) > 57 then
null; --not implemented yet
end if;
parse.convert_to_number
(text_in,start_point,end_point,params(prim_params));
start_point := end_point + 1;
if prim_time = dependent then
--get the control signal
parse.find_char(text_in,'1',start_point);
parse.find_char(text_in,')',end_point);
if start_point - end_point /= 1 and
character'pos(text_in(start_point + 1)) > 64 then
--convert a-z to a number delay
cntrl := current_op_stack_pointer.control_signals
(character'pos(text_in(start_point + 1)) - 96);
else
parse.convert_to_number
(text_in,start_point,end_point,cntrl);
end if;
start_point := end_point + 1;
end if;
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--get the input signal names
for index in 1 .. prim_ins
loop
parse.get_token(text_in,start_point,end_point);
string_space := end_point - start_point + 2;
input_signal_name(index) :=
text_in(start_point .. end_point)&all_blanks
(string_space .. string_index'last);
--search through the op_stack for a match with a generic signal name.
--If a match is made, then change the generic name to the
--instantiated name
temp_inputs_equate_ptr :=
current_op_stack_pointer.inputs_index;
1nput_s1gnal_name_match_loop:
while temp_inputs_equate_ptr /= null
loop
if input_signal_name(index) =
temp_inputs_equate_ptr.generic_name then
input_signal_name(index) :=
temp_inputs_equate_ptr.instantiated_name;
exit input_signal_name_match_loop;
end if;

temp_inputs_equate_ptr := temp_inputs_equate_ptr.next;
end loop input_signal_name_match_loop;
start_point := end_point + 1;
end loop;
--get the output signal names
start_point := end_point + 3;
for index in 1 .. prim_outs
loop
parse.get_token(text_in,start_point,end_point);
strlng_space := end_point - start_point + 2;
output_signal_name(index) :=
text_in(start_point .. end_point)&all_blanks
(string_space .. strlng_index'last);
--search through the op_stack for a match with a generic signal name.
--If a match is made, then change the generic name to the
--instantiated name
temp_outputs_equate_ptr :=
current_op_stack_pointer.outputs_lndex;
output_signal_name_match_loop:
while temp_outputs_equate_ptr /= null
loop
if output_signal_name(index) =
temp_outputs_equate_ptr.generic_name then
output_signal_name(index) :=
temp_outputs_equate_ptr.1nstant1ated_name;
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exit output_signal_name_match_loop;
end if;
temp_outputs_equate_ptr := temp_outputs_equate_ptr.next;
end loop output_signal_name_match_loop;
start_point := end_point + 1;
end loop;
--add the operation to the operation array
if prim_time = dependent then
op_array(cntrl) :=
new operation'(
primitive=> primitive,
parameters=> params,
op_inputs => input_signal_name,
op_outputs => output_signal_name,
next_operation => op_array(cntrl));
--update the pointer to the first operation for that time
op_array_first(cntrl) := op_array(cntrl);
else
--the primitive is time independent, so make it active at every
--bit time
for index in 0 .. system_word_length -1
loop
op_array(index) :=
new operation'(
primitive=> primitive,
parameters=> params,
op_inputs => input_signal_name,
op_outputs => output_signal_name,
next_operation => op_array(index));
--update the pointer to the first operation for that time
op_array_first(index) := op_array(index);
end loop;
end if;
end get_prim_info;
begin
--reset the main operator file
text_io.reset(file => op_file,
mode=> in_file);
--get the first line
get_next_line;
while last= 0 or text_in(l) = '!'
--while a blank or comment line
loop
--get the next line
get_next_line;
end loop;
--we should now be at the OPERATOR line of the main operator
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--put the main operator on the op_stack
op_stack_push(visible);
--close the main op_file
text_io.close(op_file);
while current_op_stack_pointer /= null
loop

--convert the file name from 80 characters to the actual number
--of characters
text_in := current_op_stack_pointer.file_name;
start_point := 1;
parse.get_token(text_in,start_point,end_point);
--add the file extension
end_point := end_point + 2;
open the appropriate operator file
text_io.open (file=> op_file,
mode=> in_file,
name=>
current_op_stack_pointer.file_name(start_point .. end_point));
--look at the operator to be simulated and create a signal index.
add_to_signal_index(
current_op_stack_pointer.visibility);
--reset the operator file
text_io.reset(file => op_file,
mode=> in_file);
--get the first line
get_next_line;
--go to the operator line
while last= 0 or text_in(l) = '!'
--while a blank or comment line
loop
--get the next line
get_next_line;
end loop;
--we should now be at the OPERATOR line of the operator
--get the external signal names
--find the right parenthesis
start_point := 1;
parse.find_char(text_in,')',start_point);
--1£ not on this line, then read in lines till you find it
while start_point = 0
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loop
get_next_line;
start_point := 1;
parse.find_char(text_in,')',start_point);
end loop;
--get the signal names
signal_location := external_in;
end_point := start_point;
get_slgnal_names(signal_location,signals_llst_pointer);
--since signals are returned in reverse order, go to the end of the
--signals list and work backwards
while signals_list_pointer.next /= null
loop
signals_list_pointer := signals_list_pointer.next;
end loop;
--equate the generic signal names with the instantiated signal names
temp_inputs_equate_ptr :=
current_op_stack_pointer.inputs_index;
temp_outputs_equate_ptr :=
current_op_stack_pointer.outputs_index;
while signals_list_pointer /= null
loop
if signals_list_pointer.signal_location = external_in then
temp_inputs_equate_ptr.generic_name :=
signals_list_pointer.name;
temp_inputs_equate_ptr := temp_inputs_equate_ptr.next;
else
temp_outputs_equate_ptr.generic_name :=
signals_list_pointer.name;
temp_outputs_equate_ptr := temp_outputs_equate_ptr.next;
end 1£;
slgnals_list_pointer := signals_list_pointer.previous;
end loop;
search for the primitives
while not end_of_flle(op_file)
loop
get the next line
get_next_line;
start_point := 1;
if the line is not blank and it is not a comment(!)
if last/= 0 and text_in(l) /= 'I' then
get the token
parse.get_token(text_in,start_point,end_point);
if start_point /= 0 then -- if there ls a token
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match:= false;
for index in
primitlve_type'flrst •• prlmltlve_type'last
loop
if prlmltlve_type'image(index) =
text_in(start__point .. end__point) then
primitive := index;
match:= true;
exit;
end if;
end loop;
if not match and
text_in(start__point •. end__polnt) /= "END" and
text_in(start__point .• end__point) /= "SIGNAL" then
--it must be an OPERATOR declaration
--add the operator to the operator stack
op_stack__push(hidden);
end if;
if match then
case primitive is
when absolute=>
get__prim_info(prim_params
pr im_ins
prim_outs
prlm_time

=>
=>
=>
=>

1,
1,
dependent);

=>
when add
get__prlm_info(prim__params
prim_ins
prim_outs
prim_tlme

=>
=>
=>
=>

4,
3,
2,
dependent);

when constgen =>
get__prim_info(prim_params
prlm_ins
prim_outs
prim_time

=> 2,
=> o,
=> 1,
=> dependent);

when dpmultiply =>
get__prim_info(prim__params
prim_ins
prim_outs
prim_time

=>
=>
=>
=>

4,
3,
2,
dependent);

=>
when dshift
get__prim_info(prim__params
pr lm_ins
prim_outs
prlm_tlme

=>
=>
=>
=>

2,
1,
1,
dependent);

2,
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when mshift
=>
get_prim_info(prim_params
prim_ins
prim_outs
prim_time

=> 2,
=> 1,
=> 1,
=> dependent); ,

when multiplex =>
get_prim_info(prim_params
pr im_ins
prim_outs
prim_time

=> 3,
=> 2,
=> 1,
=> dependent);

when multiply =>
get_prim_info(prim_params
prim_ins
prim_outs
prim_time

=>
=>
=>
=>

2,
2,
dependent);

when order
=>
get_prim_info(prim_params
prim_ins
prim_outs
prim_time

=>
=>
=>
=>

3,
2,
2,
dependent);

when subtract =>
get_prim_info(prim_params
prim_ins
prim_outs
prim_time

=>
=>
=>
=>

4,
3,
2,

dependent);

when bitdelay =>
get_prim_lnfo(prim_params
prim_ins
prim_outs
prim_time

=>
=>
=>
=>

1,
1,
1,
independent);

when worddelay =>
get_prim_info(prim_params
prim_ins
prim_outs
prim_time

=>
=>
=>
=>

3,
1,
1,
independent);

when others
end case;
end if;
end if;
end if;
end loop;

=> null;

4,
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--close the current op file
text_io.close(op_file);
--pop the next operator off of the stack
current_op_stack_pointer := current_op_stack_pointer.next;
end loop;
end create_operation_array;
--the following procedure is called to get the signal names from a
--FIRST operator description. It is called with a
--signal_location_type parameter(external input/output or internal),
--and a signals_list_pointer is returned
procedure get_signal_names
(signal_location: in out signal_location_type;
signals_list_pointer : in out
signals_list_pointer_type) is
begin
while start_point /= 0
loop
parse.get_token(text_in,start_point,end_point);
--if signal name not found and there is a continuation character
if start_point = 0 and text_in(end_point +1) = '-' then
start_point := 1;
get_next_line;
parse.get_token(text_in,start_point,end_point);
end if;
if start_point /= O then
string_space := end_polnt - start_polnt + 2;
--if you are now looking at an ouput signal name
if text_in(start_polnt-1) = '>' then
signal_location := external_out;
end if;
temp_string := text_in(start_point .• end_point)&
all_blanks(string_space .. string_index'last);
signals_list_pointer := new signals_list'
(previous=> null,
name=> temp_strlng,
signal_location => signal_location,
next=> signals_list_pointer);
--tie the double linked record together
if signals_list_pointer.next /= null then
signals_list_pointer.next.previous :=
signals_llst_pointer;
end if;
start_point := end_point + 1;
end if;
end loop;
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end get_signal_names;
procedure add_to_signal_index
(visibility: in visibility_type) is
--this procedure will add a signal to the index of signals.
signals_list_pointer : signals_list_pointer_type;
begin
--reset the operator file
text_io.reset(file => op_file,
mode=> in_file);
last := O;
while last= 0 or text_in(l) = '!'
--while a blank or comment line
loop
--get the next line
get_next_line;
end loop;
--we should now be at the OPERATOR line
--find the right parenthesis
start_point := l;
parse.find_char(text_in,')',start_point);
--if not on this line, then read in lines till you find it
while start_point = 0
loop
get_next_line;
start_point := 1;
parse.find_char(text_in,')',start_point);
end loop;
--get the external signal names
signal_location := external_in;
end_point := start_point;
get_signal_names(signal_location, signals_list_pointer);
--if the operator is visible (the main operator), then we need to add
--both the external signals and the internal signals to the signal
--index.
--if the operator ls hidden (generic operator), then we only need to
--add the internal signals, since the generic's external signals are
--already in the signal index in their instantiated form
if visibility= visible then
while signals_list_pointer /= null
loop
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signal_history.add_new_signal_to_index
( name
=> signals_list_pointer.name,
visibility
=> visibility,
signal_location =>
signals_list_pointer.signal_location);
signals_list_pointer := signals_list_pointer.next;
end loop;
end if;
--now get all of the internal signal names
signal_location := internal;
--now look for the keyword "SIGNAL"
--(it is assumed that other than a comment or a blank line, the FIRST
reserved word "SIGNAL" must appear next)
last := O;
start_point := 1;
while last= 0 or text_in(l) = 'I' or start_point = O
loop
--get the next line
get_next_line;
start_point := 1;
parse.get_token(text_in,start_point,end_point);
end loop;
start_point := end_point + 1;

get_signal_names(signal_location, signals_list_pointer);
while signals_list_pointer /= null
loop
signal_history.add_new_signal_to_index
( name
=> signals_list_pointer.name,
visibility
=> visibility,
signal_location =>
signals_list_pointer.signal_location);
signals_list_pointer := signals_list_pointer.next;
end loop;
end add_to_signal_index;

-------------------------------------------------------------------procedure op_stack_push
(visibility
delay_signals
op_inputs_index
op_outputs_index

in visibility_type) is
control_signals_array_type;
signal_equate_pointer;
signal_equate_pointer;

begin
--if this is a visible operator (main operator), then we don't need
--to find the opfile_name - it is the file that we have open currently

1£ visibility= hidden then
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--get the op name to determine file name
start_point := 1;
parse.get_token(text_in,start_point,end_point);
temp_string := ( text_in(start_point .. end_point)&
hidden_opfile_extension&all blanks
(end_point - start_point + 2 +
file_extension_char_num .. string_index'last));
first_io.opfile_name_pointer :=
new first_string'(temp_string);
end if;
- - find the left parenthesis
start_point := 1;
parse.find_char(text_in,'(',start_point);
--1£ not on this line, then read in lines till you find it
while start_point = 0
loop
get_next_line;
start_point := 1;
parse.find_char(text_in,'(',start_point);
end loop;
--get the control signals
get_control_signals_loop:
for index in 1 .. system_word_length
loop
parse.get_token(text_in,start_point,end_point);
--it is assumed that there is at least 1 delay signal, and at this
--point, we have the token "cl","clx" or "clxx"
start_point := start_point + 1;
end_point
:= end_point + 1;
- - if opfile_type 1s generic, look for letters (a-z) for delays
if start_point - end_point /= 1 and
character'pos(text_in(start_point + 1)) > 64 then
--convert a-z to a number delay
delay_signals(index) :=
current_op_stack_pointer.control_signals
(character'pos(text_in(start_point + 1)) - 96);
else
parse.convert_to_number
(text_in,start_point,end_point,delay_signals(index));
end 1£;
start_point := end_point;
1£ text in(start_point) = ' 'then
parse.get_next_non_blank(text_in,start_point);
end if;
while start_point = 0
loop
--read a new line in
get_next_line;
start_point := 1;
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parse.get_next_non_blank(text_in,start_point);
end loop;
1£ text_in(start_polnt) =')'then
--finished with control signals
exit get_control_signals_loop;
elsif text_in(start_point) = '-' or
text_in(start_point + 1) = '-' then
--there are more control signals on the next line
get_next_line;
start_point := 1;
parse.get_next_non_blank(text_in,start_point);
while start_point = 0
loop
--read a new line in
get_next_line;
start_point := 1;
parse.get_next_non_blank(text_in,start_point);
end loop;
if text_in(start_point) = ')' then
--for the case where the first character on the new line is a
--right parenthesis
exit get_control_signals_loop;
end if;
end if;
end loop get_control_signals_loop;
--get the external signal names
--find the right parenthesis
start_point := 1;
parse.find_char(text_in,')',start_point);
--if not on this line, then read in lines till you find it
while start_point = 0
loop
get_next_line;
start_point := 1;
parse.find_char(text_in,')',start_point);
end loop;
--get the signal names
signal_location := external_in;
end_point := start_point;
get_signal_names(signal_location,signals_list_pointer);
while signals_list_pointer /= null
loop
if signals_list_pointer.signal_location = external_in then
op_inputs_index := new signal_equate_list_type'
(instantiated_name => signals_list_pointer.name,
generic_name
=> all_blanks,

next
else

=> op_inputs_index);
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--external signals are of the output type
op_o~tputs_~ndex := new signal_equate_list_type'
(1nstant1ated_name => signals_list_pointer.name,
generic_name
=> all_blanks,
next
=> op_outputs_index);
end if;
slgnals_list_pointer := slgnals_llst_pointer.next;
end loop;
--create the op stack pointer
if current_op_stack_pointer /= null then
--if the stack is presently empty
if current_op_stack_pointer.next /= null then
--if there is more than 1 element in the stack
current_op_stack_pointer.next.previous :=
new op_stack_type'
(previous
=> current_op_stack_pointer,
file_name
=> first_io.opfile_name_pointer.all,
visibility
=> visibility,
control_signals => delay_signals,
inputs_index
=> op_inputs_index,
outputs_index => op_outputs_index,
next
=> current_op_stack_pointer.next);
current_op_stack_pointer.next :=
current_op_stack_pointer.next.previous;
else
current_op_stack_po·inter.next := new op_stack_type'
=> current_op_stack_pointer,
(previous
=>
first_io.opfile_name_pointer.all,
file_name
=> visibility,
visibility
control_signals => delay_signals,
=> op_inputs_index,
inputs_lndex
outputs_index => op_outputs_index,
=> current_op_stack_pointer.next);
next
end if;
else
--the op stack is empty
current_op_stack_pointer := new op_stack_type'
(previous
=> null,
file name
=> first_io.opfile_name_pointer.all,
visibility
=> visibility,
control_signals => delay_signals,
inputs_lndex
=> op_inputs_index,
outputs_index => op_outputs_index,
next
=> null);
end if;
end op_stack_push;

----------------------------------------------
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procedure get_next_line ls
begin
--clear the text_in buffer
text_in := all_blanks;
text_io.get_line(file => op_file,
item=> text_ln,
last=> last);
end get_next_line;

--------------------------------------------------------end flrst_front_end;

*******************************************************************

* filename
package
* author
* description
*
*
*

*

sim_engine.a
sim_engine
Christopher P. Roney
This is the specification of the package which
contains the simulation engines. The only
engine currently in this package is the FIRST
engine.

t

*
t

*
t

*
t

*******************************************************************

with first_types;
use first_types;
package sim_engine is

procedure first_engine (present_time
first_op_pointer

in simulator_time;
in operation_pointer);

end sim_engine;
ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

* filename
* package

* author
* description
*
t

sim_engine_b.a
sim_englne
Christopher P. Roney
This is the body of the package which contains
the simulation engines. The only engine
presently in this package is the FIRST engine.

*
*

*
*
*
*
t

*

*******************************************************************
with
with
with
with
with
with

arith_prim;
first_constants;
first_io;
first_types;
parse;
slgnal_history;
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with text_io;
use first_constants;
use first_types;
package body sim_engine is
op_pointer
prim_ins
prim_outs
prim_params
primitive
match
prim_time
signal_f ile
operate_pointer
in_signal_value
out_signal_value
search_time
signal_location
future_time

operation_pointer;
natural;
natural;
natural;
pr imi ti ve_type;
boolean;
primitive_time_dependence_type;
text_io.file_type;
signal_pointer := null;
signal_value_array;
signal_value_array;
simulator_time_array;
signal_location_type;
simulator_time_array;

procedure first_engine(present_time
in simulator_time;
first_op_pointer : in operation_pointer) is
all_blanks

first_string :=
(others => ' ');
text_in
first_string :=
(others => ' ' ) ;
start_point
str ing_index;
end_point
string_index;
last
string_index;
--the following is an array that contains constant signal information
constant_signal_array
: constant_signal_array_type :=
(1 =>(name=> "GND"&all_blanks(l .• 77),
value=> 0.0),
2 =>(name=> "NC"&all_blanks(l .. 78),
value=> 0.0));
procedure get_input_signal_values 1s
begin
--reset this "found" boolean.
match:= true;
for index in 1 .. prim_ins
loop
--get value of the input signal at the desired time(search_time)
signal history.current_index_pointer :=
signal_history.get_signal_index
(op_pointer.op_inputs(index));
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if signal_history.current_index_pointer /= null then
--if it ls not a constant signal
--if it's a valid external input (the input ls external and cntrl = O)
--external inputs are only valid at the start of every cl time
if signal_hlstory.current_index_pointer.signal_location
= external_in
and present_time rem system_word_length
= 0 then
--check to see if that signal value has already been input for this
--clock_time
operate_pointer :=
signal_history.signal_time_match(
signal_history.current_index_pointer,
search_time(index));
--if signal has not been input yet
if operate_pointer = null then
--get external signal value
--get the file name
text in:=
signal_history.current_index_pointer.name;
start_point := 1;
parse.get_token(text_in,start_point,end_point);
begin
--open the file
text_lo.open(signal_file,text_io.in_file,
text_in(start_point .. end_point)&
signal_file_extension);
--go to the current line in the file
for i in
1 .. signal_history.current_index_pointer.file_pointer -1
loop
text_io.skip_line(file => signal_file,
spacing=> 1);
end loop;
--get the signal value
first io.signal_io.get(signal_file,
in_signal_value(index));
exception
when others=>
text_lo.new_line;
text io.put line
("FATAL ERROR ENCOUNTERED WHILE ACCESSING SIGNAL FILE:");
text_io.put_line
(text_in(start_point .• end_point)&
signal_file_extension);
end;
--increment the file pointer
signal hlstory.current_lndex_pointer.file_pointer
:=s1gnal_h1story.current_1ndex_po1nter.f1le_po1nter
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+ 1;
--add the signal value to the signal history list
signal_history.signal_add
(s1gnal_h1story.current_1ndex_polnter.name,
search_t1me(1ndex),
ln_slgnal_value(lndex));
--close the file
text_lo.close(slgnal_file);
end if;
elslf slgnal_hlstory.current_index_pointer.
s1gnal_location = internal then
--signal ls an internal signal
operate_pointer :=
signal_history.signal_time_match(
signal_history.current_index_pointer,
search_time(index));
if operate_pointer = null then
if prim_time = dependent then
--if we are here, then that means that we have a time dependent
--primitive (e.g., add) which does not have its input signal
--available to it at this clock time. This ls not a simulation
--error. It just means that we ignore that primitive at this
--clock time.
match:= false;
else
--if we are here, then that means that we have a time independent
--primitive (e.g., bitdelay) which does not have its input signal
--available to it at this clock time. This is not a simulation error.
--It just means that we ignore that primitive at this clock time.
match:= false;
end if;
else
in_slgnal_value(index) := operate_pointer.value;
end if;
else
--it is no match, because the signal is either an external output, or
--an external input, but no match because it is not a valid control
--time (c/=O),
match:= false;
end if;
else
--or, it is a constant signal (GND,NC, etc.)
--look in the constant signal 11st
constant signal_search_loop:
for i in-1 .. constant_slgnal_number
loop
if op_pointer.op_inputs(index) =
constant_signal_array(i).name then
in_signal_value(index) :=

I
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constant_signal_array(i).value;
match:= true;
exit constant_slgnal_search_loop;
end lf;
end loop constant_signal_search_loop;
end if;
end loop;
end get_input_signal_values;
procedure outputs_to_signal_history is
match_with_constant_signal : boolean.- false;
begin
for index in 1 •. prim_outs
loop
--if the signal is a constant, then don't add it to the signal history
--look in the constant signal list
--reset match flag
match_with_constant_signal := false;
for i in 1 .. constant_signal_number
loop
if op_pointer.op_outputs(index) =
constant_signal_array(i).name then
match_with_constant_signal := true;
exit;
end if;
end loop;
if not match_with_constant_signal then
signal_history.signal_add
(op_pointer.op_outputs(index),
future time(index),
out_signal_value(index));
end if;
end loop;
end outputs_to_signal_history;

--------------------------------------------------begin

op_pointer := first_op_pointer;
while op_pointer /= null
loop
case op_pointer.primitive is
when absolute=>
prim_ins := 1;
prim_outs := 1;
prim_time := dependent;
search time(l) := present_time op_pointer.parameters(2);
future_time(l) := present_time +
op_pointer.parameters(l) + 3;
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--get input signal values
get_input_signal_values;
--if there are input signal values at this clock time
if match then
--calculate output signal values
out_signal_value(l) :=
arith_prim.absolute(in_signal_value(lll;
--add the value to the signal history
outputs_to_signal_history;
end if;
when add

=>
prim_ins := 3;
prim_outs:= 2;
prim_time := dependent;
for index in 1 .. prim_ins
loop
search_time(index) :=
present_time - op_pointer.parameters(index+l);
end loop;
for index in 1 .. prim_outs
loop
future_time(index) := present_time + op_pointer.
parameters(!);
end loop;
--get the input signal values
get_input_s ignal_values;
--if there are signal values at this clock time
if match then
--calculate the output signal value
arith_prim.add(in_signal_value(l),in_signal_value(2),
in_signal_value(3),out_signal_value(l),
out_signal_value(2));
--add the values to the signal history
outputs_to_signal_history;
end 1£;

when bltdelay =>
pr im_ins : = 1;
prim_outs := 1;
prim_time := independent;
search time(!) := present_time;
future-time(l) := present_time +
op_pointer.parameters(ll;
--get input signal values
get_input_signal_values;
--if there is a valid input signal to delay
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if match then
--calculate output signal values
out_signal_value(l) := in_signal_value(l);
--add the value to the signal history
outputs_to_signal_history;
end if;
when dshift
=>
prim_ins := 1;
prim_outs := 1;
prim_time := dependent;
search_time(l) := present_time op_pointer.parameters(2);
future_time(l) := present_time +
op_pointer.parameters(l) + 3;
--get input signal values
get_input_signal_values;
--if there are valid inputs at this clock time
if match then
--calculate output signal values
out_signal_value(l) := arith_prim.dshift(
in_signal_value(l),
op_pointer.parameters(l));

--add the value to the signal history
outputs_to_signal_history;
end if;
when mshift
=>
prim_ins := 1;
prim_outs := 1;
prim_time := dependent;
search_time(l) := present_time op_pointer.parameters(2);
future_time(l) := present_time + 1;
--get input signal values
get_input_signal_values;
--if there are valid inputs at this clock time
if match then
--calculate output signal values
out_signal_value(l) := arith_prim.mshift(
in_signal_value(l),
op_pointer.parameters(l));

--add the value to the signal history
outputs_to_signal_history;
end if;
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when order =>
prim_ins := 2;
prim_outs := 2;
prim_time := dependent;
for index in 1 .. prim_ins
loop
search_time(index) :=
present_time - op_pointer.parameters(index+l);
end loop;
for index in 1 .• prim_outs
loop
future_time(index) := present_time + op_pointer.
parameters(!) +3;
end loop;
--get the input signal values
get_input_signal_values;
--if there are valid inputs at this clock time then
if match then

--calculate the output signal value
arith_prim.order(in_signal_value(l),
in_signal_value(2),
out_signal_value(l),
out_signal_value(2));
--add the values to the signal history
outputs_to_signal_history;
end if;
when subtract=>
prim_ins := 3;
pr im_outs: = 2;
prim_time := dependent;
for index in 1 .. prim_ins
loop
search time(index) :=
present_time - op_pointer.parameters(index+l);
end loop;
for index in 1 •• prim_outs
loop
future_time(index) := present_time + op_pointer.
parameters(!);
end loop;
--get the input signal values
get_input_signal_values;
--if there are valid inputs at this clock time then
if match then
--calculate the output signal value
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arith_prim.subtract(in_signal_value(l),in signal value(2)
1n_signal_value(3),out_s1gnal_value(l),
out_signal_value(2));
--add the values to the signal history
outputs_to_signal_history;
end if;
when worddelay =>
prim_ins := 1;
prim_outs := 1;
prim_time := independent;
search_time(l) := present_time
.
op_pointer.pararneters(3);
future_t1me(l) := present_time + system_word_length
op_pointer.parameters(l) +1;
--get input signal values
get_input_signal_values;
--if there is a valid input signal to delay
if match then

t

--calculate output signal values
out_signal_value (1) : = in_signal_value (1);
--add the value to the signal history
outputs_to_signal_history;
end if;
when others=> null;
end case;
op_pointer := op_pointer.next_operation;
end loop;

end first_engine;
end sim_engine;
ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

*
*
*
*
t
t

*

f llename
package
author
description

t
first_back_end.a
f irst_back_end
*
t
Christopher P. Roney
This is the specification of the package that
*
controls all of the post-processing of the FIRST*
behavioral simulation.
*
*

ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

package first_back_end is
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procedure back_end_exec;
procedure trace;
end first_back_end;

*******************************************************************
flrst_back_end_b.a
*
* filename
package
* author
* description

*

flrst_back_end
Christopher P. Roney
This is the body of the package that controls
all of the post-processing of the FIRST
behavioral simulator.

*

*
*

t
*
t
*
*
*
*******************************************************************

with first_constants;
with first_types;
with first_io;
with parse;
with signal_history;
with text_lo;
use flrst_constants;
use first_types;
package body first_back_end is

response
text_in
start_point
end_point
last
procedure back_end_exec ls
begin
first lo.back menu(response);
if response =-'l' then
trace;
end if;
end back_end_exec;
procedure trace is

character := ' ';
first_str ing : =
(others=> ' ');
str ing_index;
string.:__index;
string_index;

index_pointer;
first trace_pointer
index_pointer;
current-trace_pointer
small
natural;
trace=signal_number
slmulation_duration;
trace_cl_time
trace_delay_tlme small natural;
trace_time s imulator_time;
trace_array trace_array_type;
procedure fill_array is
begin
--clear the array
trace_array :=(1 •• max_trace_s1gnals =>
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(1 .. max trace times=> null));
for index in 1 .. max_trace:timesloop
current_trace_pointer := first_trace_pointer;
for i in 1 .. trace_signal_number
loop
trace_array( 1, index) : = sig.n al_history. signal_time_match (
current_trace_pointer,
trace_time t index - 1);
current_trace_pointer := current_trace_pointer.next;
end loop;
end loop;
end f i ll_array;

procedure shift_left is
begin
--shift left only if you have room to shift
if trace_time > 0 then
--decrement the trace time
trace_time := trace_time -1;
--reset the current trace pointer
current_trace_pointer := first_trace_pointer;
for index in reverse 1 .. max_trace_times - 1
loop
for i in 1 .. trace_signal_number
loop
trace_array(i,index + 1) := trace_array(i,index);
end loop;
end loop;
--now fill first column
for index in 1 .. trace_signal_number
loop
trace_array(index,1) := signal_history.signal_time_match
(current_trace_pointer, trace_time);
current_trace_pointer := current_trace_pointer.next;
end loop;
end if;
end shift_left;
procedure shift_right is
begin
--shift right only if you have room to shift right
if trace_time < first_io.maximum_time - max trace_times then
--increment the trace time
trace time := trace time+ 1;
--reset the current trace pointer
current_trace_pointer := first_trace_pointer;
for index in 1 .• max_trace_tlmes - 1
loop
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for i in l .. trace_signal_number
loop
trace_array(i,index) := trace_array(i,index+l);
end loop;
end loop;
--now fill last column
for index in 1 .. trace_signal_number
loop
trace_array(index,max_trace_times) :=
signal_history.signal_time_match
(current_trace_pointer,trace time+ max trace times - 1);
current_trace_pointer := curr;nt_trace_pointer:next;
end loop;
end if;
end shift_right;
procedure display ls
begin
text_lo.put_line("
FIRST Trace");
text_lo.new_llne;
text_io.put("SIGNAL I");
for index in l .. max_trace_times
loop
text_io.put(' ');
flrst_io.slm_length_io.put
(((trace_time + index - 1)/system_word_length) + 1,
width=> 4);
text_lo.put("cl-");
first_io.sim_length_lo.put(((trace_time + index - 1) rem
system_word_length),
width=> 2);
text_lo.put(" I");
end loop;
text_io.new_line;
text_io.put_llne

("----------------------------------------------------------------------

----------");

--reset the current trace pointer
current_trace_polnter := first_trace_pointer;
for index in 1 .. trace_signal_number
loop
if current trace_pointer.name(7) =' 'then
text_io:put(current_trace_polnter.name(l .. 6)&" I");
elsetext_lo.put(current_trace_polnter.name(l .. 6)& "*I") ;
end if;
for i in 1 .. max_trace_times
loop
text_io.put(" ");
if trace_array(lndex,1) /= null then
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first_io.signal_io.put(trace_array(index,i).value,
fore => 1,
aft => 3,
exp => 2);
if trace_array(index,i).value >= 0.0 then
text_io.put(" ");
end if;
else
text_io. put ("
");
*
end if;
text_io.put(' I');
end loop;
text_io.new_line;
text_io. put_line

("----------------------------------------------------------------------

----------");

--get the next signal name
current_trace_pointer := current_trace_polnter.next;
end loop;
--1£ you are tracing less than 9 signals, add blanks below trace graph
for index in 1 .. 2*(max_trace_signals - trace_signal_number) + 1
loop
text_lo.new_line;
end loop;
--now put help keys
text_io.put
(e)=exit enter
(1) => (;)==> (')===>
("<===(£) <==(g) <=(h)
choice:");
end display;
begin
main_trace_loop:
loop
first_io.trace_menu(response);
if response= '2' then
exit main_trace_loop;
end if;
text_io.put_line("

You may trace up to"&
integer'image(max_trace_signals)&
"signals concurrently.
");
text_io.put_line(" Please respond y or n to the following signal

") ;

text_lo.put_llne("
inclusion");
text_io.put_llne("
signals");
text_lo.put_llne("
II);

text - lo.new- line;

names, indicating your preference for

in the trace.
to the trace.

Respond q to quit adding
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--lnltlallze variables
signal_history.current_index_pointer :=
signal_history.first_index_pointer;
trace_signal_number := O;
while slgnal_history.current_lndex_polnter /= null and then
(trace_slgnal_number < max_trace_signals and
response/= 'q' and response/= 'Q')
loop
--if the signal ls not a hidden signal (not hidden to the simulated
--operator)
if slgnal_hlstory.current_index_pointer.visibllity =
visible then
--get signal name
text_in := signal_history.current_index_pointer.name;
start_point := 1;
parse.get_token(text_in,start_point,end_point);
loop
begin
text_io.put
(text_in(start_point .. end_point)&" y,n or q => ");
text_io.get(response);
text_io.new_line;
exit;

exception
when others=>
text_io.put_line (" .•. invalid response ... ");
text_io.skip_line;
end;
end loop;
if response= 'y' or response= 'Y' then
--add the signal to the trace pointer list
current_trace_polnter := new slgnal_lndex'
(name
=>
slgnal_history.current_lndex_pointer.name,
visibility
=>
slgnal_history.current_index_polnter.visibility,
signal_location =>
.
signal history.current_index_pointer.signal_locat1on,
file_pointer
=> positive_count'first,
first
=>
signal_hlstory.current_lndex_pointer.first,
last
=>
slgnal_history.current_index_polnter.last,
next
=> current_trace_pointer);
first trace_pointer := current_trace_pointer;
trace=signal_number := trace_signal_number + 1;
end if;
end if;
signal history.current_index_pointer :=
signal_history.current_index_pointer.next;
end loop;
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--now get starting trace time
loop
begin
text_lo.new_line;
text_io.put
("Enter starting trace time Cl clock cycle number
!-"&integer'
image(~irst_io.simulation_length)&" => ");
first_10.sim_length_io.get(trace cl time);
text_io.new_line;
- if trace_cl_time > first_io.simulation_length
or trace_cl_time < 1 then
raise constraint_error;
else
exit;
end if;
exception
when others=>
text_io.put_line (" ... invalid response ... ");
text_io.skip_line;
end;
end loop;
loop
begin
text_io.new_line;
text_io.put
("Enter delay for starting trace time (Cl-?) : 0-"&integer'
image(system_word_length - 1)&" => ");
first_io.sim_length_io.get(trace_delay_time);
text_io.new_line;
exit;
exception
when others=>
text_io.put_line (" •.. invalid response ... ");
text_io.skip_line;
end;
end loop;
trace_time :=
(trace_cl_time - l)*system_word_length + trace_delay_time;
fl ll_array;
display;
while response/= 'e' and response/= 'E'
loop
loop
begin
text_io.get(response);
exit;
exception
when others=>
text_lo.sklp_llne;
end;
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end loop;
if response= '1' or response= 'L' then
shi ft_r ight;
display;
elsif response= 'h' or response= 'H' then
shlft_left;
display;
elsif response= 'g' or response= 'G' then
for index in 1 .. max trace times
loop
shlft_left;
end loop;
display;
elsif response= ';' or response= ':' then
for index in 1 .. max trace times
loop
shift_right;
end loop;
display;
elsif response= 'f' or response= 'F' then
for index in 1 .. system_word_length
loop
shift_left;
end loop;
display;
elsif response= ''' or response= '"' then
for index in 1 .. system_word_length
loop
shift_right;
end loop;
display;
elsif response/= 'e' and response/= 'E' then
--for any other response other than exit, just redisplay the
--current screen
display;
end if;
end loop;

end loop maln_trace_loop;
current_trace_pointer := null;
first_trace_pointer := null;
end trace;
end first_back_end;
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*******************************************************************
* filename
* package
* author
* description
*
*
*

signal_history.a
signal_history
Christopher P. Roney
This is the specification of the package that
controls all operations on the signal history
records.

*

*
*

*

*
t

*

*******************************************************************

with first_types;
use first_types;
package signal_history is

first_lndex_pointer
current_index_pointer
procedure add_new_slgnal_to_index
(name
visibility
signal_location
function get_slgnal_index(signal_name
return index_pointer;
procedure signal_add (signal_name
signal_time
signal_value

index_pointer := null;
index_pointer := null;
in first_string;
in visibility_type;
in signal_location_type);
in flrst_string)
in first_string;
in simulator_time;
in signal);

--add the signal record to the signal history linked list
function signal_time_match
(current_index_pointer
signal_time
return signal_polnter;

in index_pointer;
in simulator_tlme)

--slgnal_tlme_match checks the signal history linked list for a match
--with the simulator time. If there ls a match, then the pointer to
--the data is returned. Otherwise, a null value is returned.
end signal_history;
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*******************************************************************

*

filename
* package
* author
* description
*

signal_history_b.a
signal_history
Christopher P. Roney
This is the body of the package that controls
all operations on the signal history records.

*
t

*
*
*

t

t

*

*

*******************************************************************

with first_constants;
with first_types;
use first_constants;
use first_types;
package body signal_history is
signal_hit
signal_name
signal_location

procedure add_new_signal_to_index
(name
visibility
signal_location

signal_pointer:= null;
first_string;
signal_location_type;
in first_string;
in visibility_type;
in signal_location_type) is

--this procedure will add a new signal to the index of signals.
begin
current_index_pointer := new signal_index'
( name
=> name,
visibility
=> visibility,
signal_location => signal_location,
file_pointer
=> first_types.positive_count'first,
first
=> null,
last
=> null,
next
=> current_index_pointer);
--keep track of the first signal
first index_pointer := current_index_pointer;
end add_new_signal_to_index;

function get_signal_index(signal_name: in first_string)
return index_pointer is
begin
--start at first pointer
current index_pointer := first_index_pointer;
--while signal name doesn't match and you haven't exhausted the list
while current index_pointer /= null and then
current index_pointer.name /= signal_name loop
current:lndex_polnter := current_lndex_pointer.next;

I
I
I
\
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end loop;
return current_index_pointer;
end get_signal_index;
procedure signal_add (signal_name
signal_time
signal_value
begin

in first_string;
in simulator_time;
in signal) is

--check the signal_index for the signal namecurrent_index_pointer := get_signal_index(signal_name);
if current_index_pointer.name = signal_name then
--if there is at least 1 record
if current_index_pointer.first /= null then
current_index_pointer.last := new signal_record'
(current_index_pointer.last,
signal_time,
signal_value,
null);
--tie the double linked list together
current_index_pointer.last.previous.next :=
current_index_pointer.last;
else
--adding the 1st record
current_index_pointer.first := new signal_record'
(null,signal_time,signal_value,null);
current_index_pointer.last :=
current_index_pointer.first;
end if;
else
null;
--raise an error - signal name is not in signal index
end if;
end signal_add;
function signal_time_match
(current_index_pointer
signal_time
return signal_pointer is

in index_pointer;
in simulator_time)

begin
--reset signal_hit
signal_hit := null;
--if there is any history to the signal
if current index_pointer.first /= null then
--search for a time match;
--should you start from the front of the linked list?
if abs (current index_pointer.first.time - signal_time) <
abs (current:lndex_polnter.last.time - signal_time) then
--start from the front
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signal_hit := current_index_pointer.first;
while signal_hit /= null and then
signal_hit.tirne /= signal time
loop
signal_hit := signal_hit.next;
end loop;
else
--start from the back
signal_hit := current_index_pointer.last;
while signal_hit /=null and then
signal_hit.time /= signal_time
loop
signal_hit := signal_hit.previous;
end loop;
end if;
end if;
return signal_hit;
end signal_time_match;
end signal_history;

*******************************************************************
filename
package
* author
* description
t
t

*

first_constants.a
first_constants
Christopher P. Roney
This package contains constants used by the
simulator.

t

*
t

*
t

*
*
*******************************************************************

t
t

package first_constants is

signal_file_extension
hidden_opfile_extension
file_extension_char_num
constant_signal_number
first_string_length
parameter_number
io_signals_number
system_word_length
max_clock_cycles
max_trace_signals
max_trace_times
end first_constants;

constant
constant
constant
constant
constant
constant
constant
constant
constant
constant
constant

string:= ".d";
string:= ".b";
natural := 2;
natural := 2;
natural:= 80;
natural := 4;
natural := 3;
natural := 32;
natural := 1000;
integer:= 9;
integer:= 6;
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*******************************************************************
* filename
first_types.a
*
* package
* author
* description
*
*

first_types
Christopher P. Roney
This package contains all of the unique types
used throughout the FIRST behavioral simulator
software.

t
t

*
*

t
t
ttt*tttttttttttttttttttttttttttttttttttttttttttttttttt*tttttttttttt

t

with first_constants;
use first_constants;

package first_types is
subtype small_natural is natural range 0.. (system_word_length - 1);
subtype first_string is string(l .• first_string_length);
--signal is user defined here
type signal is delta 0.0001 range -1000.0 .. 1000.0;
type signal_value_array is array (l .. io_signals_number) of signal;
type signal_location_type is (external_in,external_out,internal);
type visibility_type is (visible,hidden);
type first_string_pointer is access first_string;
subtype string_index is natural range 0.. first_string_length;
subtype simulator_time is natural range 0..
(system_word_length*max_clock_cycles);
type simulator_time_array is array(l .. io_signals_number) of
simulator_tlme;
subtype simulatlon_duration ls natural range 1 .. max_clock_cycles;
type count is range 0 .. integer'last;
subtype positive_count is count range l .• count'last;
type primitive_type is (absolute,add,constgen,dpmultiply,dshift,
mshift,multiplex,multiply,order,subtract,
cbitdelay,controlgenerator,cworddelay,
fformatltol,fformat2tol,fformat3tol,
formatlto2,flimit,
padin,padout,
bitdelay,worddelay);
type primitive_time_dependence_type is (dependent,independent);
type op_parameter_array is array(l .. parameter_number) of natural;
type signal_name_array is
array(l .• io_signals_number) of first_string;
type parameter_pointer is access op_parameter_array;
--operation records contain information needed to execute a FIRST
--primitive, including primitive name, parameters, input signal
--names, and output signal names. It is a single linked record.
type operation;
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type operation_pointer is access operation;
type operation is
record
primitive
primi tive_type;
parameters
op_parameter_array;
op_inputs
signal_name_array;
op_outputs
signal_narne_array;
next_operation
operation_pointer;
end record;
type operation_array_type is
array(O .• system_word_length - 1) of operation_pointer;
--constant signal records are for constant signals such as "GND"
type constant_signal_record is
record
name
first_string;
value
signal;
end record;
type constant_signal_array_type is
array(l .. constant_signal_number) of constant_signal_record;
--the signal_equate_list is a linked record which equates the
--instantiated signal names in operators that call other operators,
--with the signal names in the called operators
type signal_equate_list_type;
type signal_equate_pointer is access signal_equate_list_type;
type signal_equate_list_type is
record
f irst_str ing;
instantiated_name
f irst_string;
gener ic_name
signal_equate_pointer;
next
end record;
--op_stack is a double linked record which contains information about
--the operator: file name, control signals, signal inputs, and
--signal outputs
type control_signals_array_type is
array(l .• system_word_length) of small_natural;
type op_stack_type;
type op_stack_pointer_type is access op_stack_type;
type op_stack_type is
record
op_stack_pointer_type;
previous
f irst_str ing;
f ile_name
visibili
ty_type;
visibility
control_s
ignals __array _type;
control_signals
signal_equate_pointer;
inputs_index
signal_equate_pointer;
outputs_index
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next
end record;

: op_stack_pointer_type;

--a signal record is a double linked record which records a signal's
--history in terms of its value at certain times
type signal_record;
type signal_pointer is access signal_record;
type signal_record is
record
previous
signal_pointer;
time
simulator_time;
value
signal;
next
signal_pointer;
end record;
--the signal index ls an index of the signals in the system
--the index points to signal records
type signal_index;
type index_pointer is access signal_index;
type signal_index is
record
name
first_str ing;
visibility
visibility_type;
signal_location
signal_location_type;
flle_pointer
positive _count;
first
slgnal_polnter;
last
signal_pointer;
next
lndex_polnter;
end record;
--the signals list ls a list of signal names and signal locations.
--The records are filled with these items when an operator is parsed
type signals_list;
type signals_list_pointer_type ls access signals_list;
type signals_list is
record
signals_llst_polnter_type;
previous
first_string;
name
slgnal_location_type;
slgnal_location
signals_llst_pointer_type;
next
end record;
--the trace array type is used in the trace facility
type trace array type ls array(l.,max_trace_signals,
1. .max_trace_times) of
signal_polnter;
end flrst_types;
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*******************************************************************

* filename
* package
* author
* description

*
*

*

first lo.a
first-lo
Christopher P. Roney
This is the specification of the package that
controls input and output functions between the
user and the simulator. It contains the menus
used throughout the simulator.

*
*

*

*

*

*

*

*******************************************************************

with first_types;
with text_io;
use first_types;
use text_io;
package first_io is

opfile_name_pointer
maximum_time
simulation_length

first_string_pointer;
simulator_time;
simulation_duration;

package sim_length_io is new text_io.integer_io(simulator_time);
package signal_io is new text_io.fixed_io(signal);

procedure main_menu(response

: out character);

procedure setup_prompts;
procedure back_menu(response
procedure trace_menu(response
end first_io;

out character);
out character);

ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

* filename
package
* author
t description

t

t

t

first_io_b.a
first_io
Christopher P. Roney
This is the body of the package that controls
input and output functions between the user
and the simulator. It contains the menus used
throughout the simulator.

*

*
t

*
t
t
t

t
ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

with first_constants;
with first_types;
with text_io;
use first_constants;
use first_types;
use text_io;
package body first_io is
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response
text_ln
last
procedure maln_menu (response
begin
loop
begin
text_io.new_llne(lO);
text_io.put_line("
Simulator");
text_io.new_line;
text_io.put_line("

................ ") ;

character;
flrst_strlng;
natural;
out character) is

Welcome To The FIRST Behavioral
.............. main menu

text_io.new_11ne(3);
text_io.put_line("
simulation");
text_io.new_line(3);
text_io.put_line("

");

<1> Do a FIRST behavioral
<2> exit

text_io.new_line(3);
text_io.put_line("

......................................... ") ;

text_i o. put
("
enter choice =>");
text_io.get(response);
text_1o.new_11ne(24);
exit;
exception
when others=>
text_io.put_line (" .•. invalid response .•. ");
text_io.skip_line;
end;
end loop;
end main_menu;

procedure setup..J)rompts is
begin
--get operator filename
loop
begin
text lo.new line;
text:10.put("Enter the filename of the operator to be
simulated:");

text_io.get_line(text_in,last);
text_io.get_line(text_in,last);
text_io.new_line;
exit;
exception
when others=>
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text_io.put_line (" ••• invalid response ••• ");
text_io.skip_line;

end;
end loop;
opfile_name_pointer := new first_string'(text_in);

--get length of simulation
loop
begin
text_io.put
("Enter simulation duration (number of cl clock ticks) 1-");
sim_length_io.put(max_clock_cycles,
width=> 4);
text_io.put("):");
slm_length_lo.get(simulation_length);
text_io.new_line;
exit;
exception
when others=>
text_io.put_line (" ... invalid response .•. ");
text_io.skip_line;
end;
end loop;
maximum_time := simulation_length*system_word_length;

text_io.put_line(" ..•..••.•. one moment please ....••...• ");
end setup_prompts;
procedure back_menu(response
out character) is
begin
loop
begin
text_io.new_line(12);
text_io.put_line
("
•.•.••.••• post-simulation menu •....•.••• ");
text_io.new_line(J);
text_io.put_line
("
<1> Do a FIRST trace");
text lo.new line(J);
text:10.put:11ne
("
<2> exit to main menu");
text lo.new line(J);
text:10.put:11ne
" .

-

(n

• • • • • • • • • • • • • • • •

text_io.put
("

text_io.get(response);
exit;

. . . .... .. .... ... .......... ) ,

enter choice=>");
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exception
when others=>
text_io.put_line (" ••. invalid response ..• ");
text_io.skip_line;
end;
end loop;
end back_menu;
procedure trace_menu(response
begin
loop
begin
text_io.new_line(lO);
text_io.put_line("
Facll i ty");
text_io.new_line;
text_io.put_line("

............... " ) ;
");
");

out character) is

Welcome to the FIRST Trace
. . . . . . . . . . . . . . trace menu

text_io.new_line(3);
text_io.put_line("

<1> do a FIRST trace

text_io.new_line(3);
text_io.put_line("

<2> exit FIRST Trace

text_io.new_line(3);
text_io.put_line("

......................................... " ) ;

text_io.put
("
·
enter choice=>");
text_io.get(response);
text_1o.new_line(24);
exit;
exception
when others=>
text_io.put_line (" •.• invalid response ..• ");
text_io.skip_line;
end;
end loop;
end trace_menu;
end first_io;
***************tttttttttttttttttttttttttttttttttttttttttttttttttttt

t filename
* package
* author
* description
t

t
t

parse.a
parse
Christopher P. Roney
This is the specification of the package that
controls parsing of a line of text.

t
t
t

*

*

t
t
ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

with first_types;
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use

first_types;
parse is

package

procedure get_token (text_ln
start_point
end_point
procedure find_char (text_in
subject_char
find_point

in £1rst_str1ng;
in out string_index;
in out string_index);

.. in

first_string;
in character;
in out string_index);

procedure get_next_non_blank
(text_in
non_blank_point
procedure convert_to_number
(text_in
start_point
end_point
number

in first_string;
in out string_index);

..

in first_string;
in out string_index;
in out string_index;
out natural);

end parse;
ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

* filename
t

t

*

*

package
author
description

parse_b.a
parse
Christopher P. Roney
This is the body of the package that controls
parsing of a line of text.

t

*

*
t

*

*

*
*
*

*******************************************************************
with first_types;
use first_types;
package body parse is

procedure get_token (text in
start_point
end_point

in first_string;
in out string_index;
in out string_index) is

begin
while start_point < string_index'last
and character'pos(text_in(start_point)) not in 48 .. 57
and character'pos(text_in(start_point)) not in 65 .. 90
and character'pos(text_in(start_point)) not in 97 .• 122
--loop until you find the start of a token (0 .. 9,A .. Z,a .. z)
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loop
if start_point < string_index'last then
start_point := start_point + 1;
end if;
end loop;
if start_point = string_index'last
and character'pos(text_in(start_point)) not in 48 .. 57
and character'pos(text_in(start_point)) not in 65 •. 90
and character'pos(text_in(start_point)) not in 97 .• 122 then
--if you haven't found the start of a token then return a "0"
start_point := string_index'first;
end if;
--now look for end of token
if start_point /= string_index'first then
--if we found the start of a token
end_point := start_point;
while (end_point <= string_index'last)
and (character'pos(text_in(end_point)) in 48 .. 57
or character'pos(text_in(end_point)) in 65 •• 90
or character'pos(text_ln(end_point)) in 97 .• 122)
loop
if end_point < string_index'last then
end_point := end_polnt + 1;
end if;
end loop;
end_point := end_point - 1;
end if;
end get_token;
--find character will scan the line of text, looking for a particular
--character
procedure find_char (text_in
in first_string;
subject_char
in character;
find_point
in out string_index) is
begin
while text_in(find_point) /= subject_char and
find_point < string_index'last
loop
find_point := find_point + 1;
end loop;
if find_point = string_index'last and
text_in(find_point) /= subject_char then
find_point := string_index'first;
--if you haven't found the character, return a "0"
end if;
end flnd_char;
--get next non blank will return the position of the next non blank
--character. If there are only blanks on the remainder of the line,
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--then a O will be returned.
procedure get_next_non_blank
(text_in
in first_string;
non_blank_point
in out string_index) ls
begin
while text_ln(non_blank_polnt) = • •
and non_blank_polnt < strlng_lndex'last
loop
non_blank_polnt := non_blank_polnt + 1;
end loop;
if non_blank_polnt = strlng_lndex'last and
text_ln(non_blank_polnt) = ' ' then
non_blank_polnt := strlng_index'first;
end if;
end get_next_non_blank;
--convert_to_number will convert the O, 1 or 2 digit character to the
--number. If a larger than 3-diglt number is input, a O ls returned
procedure convert_to_number
(text_in
start_point
end_point
number
num_dlgits
begin

in first_string;
in out strlng_index;
in out string_index;
out natural) is
small_natural;

num_digits := end_point - start_point -1;
case num_digits is
when O =>
number := O;
when 1 =>
--single digit
number := character'pos(text_in(start_polnt+l)) - 48;
when 2 =>
--2 digits
number := lO*(character'pos(text_ln(start_point+l)} -48) +
character'pos(text_in(start_point+2)) - 48;
when others=>
--more than 2 digits, return a 0
number := O;
end case;
end convert_to_number;
end parse;
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ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

* filename
* package
t author
* description

*
*

arith_prim.a
arith_prim
Christopher P. Roney
This is the specification of the package which
contains the procedures and functions needed
to execute the FIRST primitives.

*
*
*

*
*
*

t
t
ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

with first_types;
use first_types;
package arith_prim is

function absolute
return signal;

(absolute_input

in signal)

procedure add

(addend_one
addend_two
carryin
sum
carryout

in signal;
in signal;
in signal;
out signal;
out signal);

(contspec
sigwl

in integer;
in small_natural)

(dividend
power_of_2_divisor

in signal;
in small_natural)

function mshift
(multiplicand
power_of_2_multiplier
return signal;

in signal;
in small_natural)

function constgen
return signal;
function dshift
return signal;

(order_input_one: in signal;
order_input_two: in signal;
out signal;
greater
out signal);
lesser

procedure order

procedure subtract

(minuend
subtrahend
borrowin
difference
borrowout

in signal;
in signal;
in signal;
out signal;
out signal);

83

end arith_prim;
ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

* filename
* package
* author
* description
*
*

arith_prim_b.a
arith_prim
Christopher P. Roney
This is the body of the package which contains
the procedures and functions needed to
execute the FIRST primitives.

t

*
*

*

*
*

t
t
ttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt

with first_types;
use first_types;
package body arith_prim is
function absolute (absolute_input
begin
if absolute_input < 0.0 then
return -1 * absolute_input;
else
return absolute_input;
end if;
end absolute;
procedure add

(addend one
addend_two
carryin
sum
carryout

in signal) return signal is

in signal;
in signal;
in signal;
out signal;
out signal) is

begin
sum:= addend_one + addend_two;
carryout := 0.0;
end add;
function constgen
return signal is

(contspec
sigwl

in integer;
in small_natural)

constantgen: signal:= 0.0;

begin
--this primitive not implemented yet
return constantgen;
end constgen;
function dshift

: in signal;
(dividend
in small_natural)
power_of_2_divisor
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return signal is
begin
return divldend/(2**power_of_2_dlvisor);
end dshift;
function mshift
(multiplicand in signal;
power_of_2_mult1plier
in small_natural)
return signal is
begin
return multiplicand*(2**power_of_2_multiplier);
end mshift;
procedure order

(order_lnput_one : in signal;
order_input_two: in signal;
greater
out signal;
out signal) ls
lesser

begin
if order_input_one < order_input_two then
greater := order_lnput_two;
lesser := order_input_one;
else
greater := order_lnput_one;
lesser := order_input_two;
end if;
end order;
procedure subtract

(minuend
subtrahend
borrowin
difference
borrowout

begin
difference := minuend - subtrahend;
borrowout := 0.0;
end subtract;
end arith_j>rim;

in signal;
in signal;
in signal;
out signal;
out signal) is
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